


- **400-MHz Differential Clock Source for Direct Rambus Memory Systems for an 800-MHz Data Transfer Rate**
- **Operates From Two (3.3-V and 1.80-V) Power Supplies With 180 mW (Typ) at 400 MHz Total**
- **Packaged in a Thin Shrink Small-Outline Package (PW)**
- **External Crystal Required for Input**




description

The Direct Rambus clock generator – lite (DRCG-Lite) is an independent crystal clock generator. It performs clock multiplication using PLL, sourced by an internal crystal oscillator. It provides one differential, high-speed Rambus channel compatible output pair. Also, one single-ended output is available to deliver 1/2 of the crystal frequency. The Rambus channel operates at up to 400 MHz with an option to select 300 MHz as well. The desired crystal is a 18.75-MHz crystal in a series resonance fundamental application.

The CDCR61A is characterized for operation over free-air temperatures of 0°C to 85°C.

functional block diagram



BUSCLK FREQUENCY SETTINGS

S0	M (PLL MULTIPLIER)
0	16
1 or Open	64/3

FUNCTION TABLE

VDDP	S1	S2	MODE	CLK	CLKB	LCLK
ON	0	0	Normal	CLK	CLKB	XIN divided by 2
ON	1	1	Normal	CLK	CLKB	XIN divided by 2
ON	0	1	Test	Divided by 2	Divided by 2	XIN divided by 2
ON	1	0	Test	Divided by 4	Divided by 4	XIN divided by 2
0 V	0	0	Test	XIN	XIN (invert)	XIN divided by 2
0 V	1	1	Test	XIN	XIN (invert)	XIN divided by 2
0 V	0	1	Test	XIN divided by 2	XIN (invert) divided by 2	XIN divided by 2
0 V	1	0	Test	XIN divided by 4	XIN (invert) divided by 4	XIN divided by 2



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Direct Rambus and Rambus are trademarks of Rambus Inc.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2000, Texas Instruments Incorporated

CDCR61A DIRECT RAMBUS™ CLOCK GENERATOR – LITE

SCAS626 – FEBRUARY 2000

Terminal Functions

TERMINAL NAME	NO.	I/O	DESCRIPTION
CLK	13	O	Output clock, connect to Rambus channel
CLKB	12	O	Output clock (complement), connect to Rambus channel
GNDP, GNDL, GND	2, 7, 11, 14		Ground
LCLK	6	O	LVC MOS output, 1/2 of crystal frequency
S0, S1, S2	16, 8, 9	I	LVTTTL level logic select terminal for function selection
VDD	10, 15		Power supply, 3.3 V
VDDP	1		Power supply for PLL, 3.3 V (0 V for Test mode)
VDDL	5		Power supply for LCLK, 1.8 V
XIN	4	I	Reference crystal input
XOUT	3	O	Reference crystal feedback

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V_{DD} or V_{DDP} (see Note 1)	–0.5 V to 4 V
Supply voltage range, V_{DDL} (see Note 1)	–0.5 V to 4 V
Input voltage range, V_I , at any input terminal	–0.5 V to $V_{DD} + 0.5$ V
Output voltage range, V_O , at any output terminal (CLK, CLKB)	–0.5 V to $V_{DD} + 0.5$ V
Output voltage range, V_O , at any output terminal (LCLK)	–0.5 V to $V_{DDL} + 0.5$ V
ESD rating (MIL-STD 883C, Method 3015)	> 2 kV, Machine Model >200 V
Continuous total power dissipation	see Dissipation Rating Table
Operating free-air temperature range, T_A	0°C to 85°C
Storage temperature range, T_{stg}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to the GND terminals.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}^\ddagger$	$T_A = 85^\circ\text{C}$ POWER RATING
PW	1400 mW	11 mW/°C	740 mW

‡ This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.



recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{DD}		3	3.3	3.6	V
LCLK supply voltage, V _{DDL}		1.7	1.8	2.1	V
Low-level input voltage, V _{IL}	S0	0.35×V _{DD}			V
	S1, S2	0.35×V _{DD}			
High-level input voltage, V _{IH}	S0	0.65×V _{DD}			V
	S1, S2	0.65×V _{DD}			
Internal pullup resistance	S0	10	55	100	kΩ
	S1, S2	90	145	250	
Low-level output current, I _{OL}	CLK, CLKB	16			mA
	LCLK	10			
High-level output current, I _{OH}	CLK, CLKB	-16			mA
	LCLK	-10			
Input frequency at crystal input		14.0625	18.75		MHz
Input capacitance (CMOS), C _I †	S0, S1, S2	2.5			pF
	XIN, XOUT	20			
Operating free-air temperature, T _A		0		85	°C

† Capacitance measured at f = 1 MHz, dc bias = 0.9 V, and V_{AC} < 100 mV

timing requirements

	MIN	MAX	UNIT
Clock cycle time, t _(cycle)	2.5	3.7	ns
Input slew rate, SR	0.5	4	V/ns
State transition latency (V _{DDX} or S0 to CLKs – normal mode), t _(STL)		3	ms

crystal specifications

	MIN	MAX	UNIT
Frequency	14.0625	18.75	MHz
Frequency tolerance (at 25°C ±3°C)	-15	15	ppm
Equivalent resistance (C _L = 10 pF)		100	Ω
Temperature drift (-10°C to 75°C)		10	ppm
Drive level	0.01	1500	μW
Motional inductance	20.7	25.3	mH
Insulation resistance	500		MΩ
Spurious attenuation ratio (at frequency ±500 kHz)	3		dB
Overtone spurious	8		dB

CDCR61A DIRECT RAMBUS™ CLOCK GENERATOR – LITE

SCAS626 – FEBRUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†		MIN	TYP‡	MAX	UNIT	
V _{O(X)}	Differential crossing-point output voltage	See Figures 1 and 7		1.25		1.85	V	
V _{O(PP)}	Peak-to-peak output voltage swing, single ended	V _{OH} – V _{OL}	See Figure 1	0.4		0.7	V	
V _{IK}	Input clamp voltage	V _{DD} = 3 V,	I _I = –18 mA			–1.2	V	
R _I	Input resistance	XIN, XOUT	V _{DD} = 3.3 V, V _I = V _O		>50		kΩ	
I _{IH}	High-level input current	XOUT	V _{DD} = 3.3 V, V _O = 2 V			27	mA	
		S0	V _{DD} = 3.6 V, V _I = V _{DD}			10	μA	
		S1, S2	V _{DD} = 3.6 V, V _I = V _{DD}			10	μA	
I _{IL}	Low-level input current	XOUT	V _{DD} = 3.3 V, V _O = 0 V			–5.7	mA	
		S0	V _{DD} = 3.6 V, V _I = 0 V			–30	–100	μA
		S1, S2	V _{DD} = 3.6 V, V _I = 0 V			–10	–50	μA
V _{OH}	High-level output voltage	CLK, CLKB	See Figure 1			2.1	V	
			V _{DD} = min to max, I _{OH} = –1 mA	V _{DD} – 0.1 V				
			V _{DD} = 3 V, I _{OH} = –16 mA	2.2				
		LCLK	V _{DDL} = min to max, I _{OH} = –10 mA	V _{DDL} – 0.45 V	V _{DDL}			
V _{OL}	Low-level output voltage	CLK, CLKB	See Figure 1		1		V	
			V _{DD} = min to max, I _{OL} = 1 mA		0.1			
			V _{DD} = 3 V, I _{OL} = 16 mA		0.5			
		LCLK	V _{DDL} = min to max, I _{OL} = 10 mA	0	0.45			
I _{OH}	High-level output current	CLK, CLKB	V _{DD} = 3.135 V, V _O = 1 V	–32	–52	mA		
			V _{DD} = 3.3 V, V _O = 1.65 V		–51			
			V _{DD} = 3.465 V, V _O = 3.135 V	–14.5	–21			
		LCLK	V _{DDL} = 1.7 V, V _O = 0.5 V	–11	–26			
			V _{DDL} = 1.8 V, V _O = 0.9 V		–28			
			V _{DDL} = 2.1 V, V _O = 1.6 V	–24.5	–35			
I _{OL}	Low-level output current	CLK, CLKB	V _{DD} = 3.135 V, V _O = 1.95 V	43	61.5	mA		
			V _{DD} = 3.3 V, V _O = 1.65 V		65			
			V _{DD} = 3.465 V, V _O = 0.4 V	25.5	36			
		LCLK	V _{DDL} = 1.7 V, V _O = 1.2 V	11	27			
			V _{DDL} = 1.8 V, V _O = 0.9 V		30			
			V _{DDL} = 2.1 V, V _O = 0.5 V	28	38			
r _{OH}	High-level dynamic output resistance§	ΔI _O – 14.5 mA to ΔI _O – 16.5 mA		12	25	40	Ω	
r _{OL}	Low-level dynamic output resistance§	ΔI _O + 14.5 mA to ΔI _O + 16.5 mA		12	17	40	Ω	
C _O	Output capacitance	CLK, CLKB				3	pF	
		LCLK				3		

† V_{DD} refers to any of the following; V_{DD}, V_{DDL}, and V_{DDP}

‡ All typical values are at V_{DD} = 3.3 V, V_{DDL} = 1.8 V, T_A = 25°C.

§ r_O = ΔV_O/ΔI_O. This is defined at the output terminals, not at the measurement point of Figure 1.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

PARAMETER		TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
I _{DD}	Static supply current	Outputs high or low (V _{DDP} = 0 V)			6.5	mA
I _{DDL}	Static supply current (LVCMOS)	Outputs high or low (V _{DDP} = 0 V)			50	μA
I _{DD(NORMAL)}	Supply current in normal state	300 MHz			39	mA
		400 MHz			50	mA
I _{DDL(NORMAL)}	Supply current in normal state (LVCMOS)	400 MHz			8	mA

† V_{DD} refers to any of the following; V_{DD}, V_{DDL}, and V_{DDP}

‡ All typical values are at V_{DD} = 3.3 V, V_{DDL} = 1.8 V, T_A = 25°C.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
t _(cycle)	Clock cycle time (CLK, CLKB)		2.5		3.7	ns
t _{cj}	Total jitter over 1, 2, 3, 4, 5, or 6 clock cycles‡	300 MHz	See Figure 3		140	ps
		400 MHz		100		
t _{jL}	Long-term jitter	300 MHz	See Figure 4		400	ps
		400 MHz		300		
t _{DC}	Output duty cycle over 10,000 cycles	See Figure 5	45%		55%	
t _{DC,ERR}	Output cycle-to-cycle duty cycle error	300 MHz	See Figure 6		70	ps
		400 MHz		55		
t _r , t _f	Output rise and fall times (measured at 20%-80% of output voltage)#	CLK, CLKB	See Figure 9,	160	400	ps
Δt	Difference between rise and fall times on a single device (20%–80%) t _f – t _r #		See Figure 9,		100	ps
t _{c(LCLK)}	Clock cycle time (LCLK)		106.6		142.2	ns
t _(cj)	LCLK cycle jitter§	See Figure 11	-0.2		0.2	ns
t _(cj10)	LCLK 10-cycle jitter§¶	See Figure 11	-1.3 t _(cj)		1.3 t _(cj)	ns
t _{DC}	Output duty cycle	LCLK	40%		60%	
t _r , t _f	Output rise and fall times (measured at 20%-80% of output voltage)	LCLK	See Figure 9		1	ns
PLL loop bandwidth		f _{mod} = 50 kHz			-3	dB
		f _{mod} = 8 MHz			-20	

† All typical values are at V_{DD} = 3.3 V, T_A = 25°C.


‡ Output short-term jitter specification is peak-to-peak (see Figure 9).

§ LCLK cycle jitter and 10-cycle jitter are defined as the difference between the measured period and the nominal period.

¶ LCLK 10-cycle jitter specification is based on the measured value of LCLK cycle jitter.


V_{DD} = 3.3 V

PARAMETER MEASUREMENT INFORMATION




NOTE A: These capacitors represent parasitic capacitance. No discrete capacitors are used on the test board during device characterization.

Figure 1. Test Load and Voltage Definitions (V_{O(STOP)}, V_{O(X)}, V_O, V_{OH}, V_{OL})




Cycle-to-cycle jitter = | t_{c1} - t_{c2} | over 10000 consecutive cycles

Figure 2. Cycle-to-Cycle Jitter



t_{c(i)} = nominal expected time
 Cycle-to-cycle jitter = | t_{c(i)} - t_{c(i+1)} | over 10000 consecutive cycles

Figure 3. Short-Term Cycle-to-Cycle Jitter over 2, 3, 4, or 6 Cycles



t_{JL} = | t_{(cycle), max} - t_{(cycle), min} | over 10000 consecutive cycles

Figure 4. Long-Term Jitter

PARAMETER MEASUREMENT INFORMATION




Figure 5. Output Duty Cycle




Figure 6. Duty Cycle Error (Cycle-to-Cycle)




Figure 7. Crossing-Point Voltage




Figure 8. LCLK Test Load Circuit and Voltage Waveform for CLK/CLKB and LCLK

PARAMETER MEASUREMENT INFORMATION




Figure 9. PLL Frequency Transition Timing





Figure 10. LCLK Jitter

MECHANICAL DATA

PW (R-PDSO-G)**

PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-153

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCR61APWR	TSSOP	PW	16	2000	330.0	12.4	7.0	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCR61APWR	TSSOP	PW	16	2000	346.0	346.0	29.0

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
RF/IF and ZigBee® Solutions	www.ti.com/lprf

Applications

Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2008, Texas Instruments Incorporated